Abstract. This paper presents a systematic analysis of the major switched-current (SI) errors and their influence on the performance degradation of Modulators ( Ms). The study is presented in a hierarchical systematic way. First, the physical mechanisms behind SI errors are explained and a precise modeling of the memory cell is derived. Based on this modeling, the analysis is extended to other circuits of higher level in the modulator hierarchy such as integrators and resonators. After that, the study is extended to the modulator level, considering two fundamental architectures: a 2nd-order LowPass M (2nd-LP M) and a 4th-order BandPass M (4th-BP M). The noise shaping degradation caused by the linear part of SI errors is studied in the first part of the paper. This study classifies SI non-idealities in different categories depending on how they modify the zeroes of the quantization noise transfer function. As a result, closed-form expressions are found for the degradation of the signal-to-noise ratio and for the change of the notch frequency position in the case of 4th-BP Ms. The analysis is treated considering both the isolated and the cumulative effect of errors. In the second part of the paper the impact of non-linear errors on the modulator performance is investigated. Closed-form expressions are derived for the third-order harmonic distortion and the third-order intermodulation distortion at the output of the modulator as a function of the different error mechanisms. In addition to the mentioned effects, thermal noise is also considered. The most significant noise sources of SI Ms are identified and their contributions to the input equivalent noise are calculated. All these analyses have been validated by SPICE electrical simulations at the memory cell level and by time-domain behavioural simulations at the modulator level. As an experimental illustration, measurements taken from a 0.8 µm CMOS SI 4th-BP M silicon prototype validate our approach.
Introduction
The 'vertiginous' scaling-down of CMOS VLSI technologies and the tendency towards systems-on-chip are prompting the development of new digital telecommunication devices spanning from portable gadgets (cellular phones, digital radio receivers, personal digital assistants) to modems for digital subscribe line (xDSL). In such systems, Modulators ( Ms) have been demonstrated that are very well suited to implement the Analog-to-Digital (A/D) interface. This type of A/D Converters (ADCs), composed of a lowresolution quantizer embedded in a feedback loop, uses oversampling (a sampling frequency much larger than the Nyquist frequency) to reduce the quantization noise and modulation [1] to push this noise out of the signal band. The combined use of redundant temporal data (oversampling) and filtering ( modulation) results in high-resolution, robust ADCs, which have lower sensitivity to circuitry imperfections and are more suitable than traditional Nyquist-rate ADCs for the implementation of A/D interfaces in modern standard CMOS technologies [2, 3] .
In last years, the principle of modulation has been extended to bandpass signals, leading to another type of M ADCs, named BandPass M ADCs (BP M-ADCs) [4] . These new converter architectures make it possible an early A/D conversion at Radio-Frequencies (RF) or Intermediate-Frequencies (IF) in radio systems, thus allowing digital control and programmability of both the gain and the filter coefficients of the IF stage. On the one hand, this enables the receiver to support multiple communication standards, as has been shown by a large number of CMOS BP M Integrated Circuits (ICs) [5] [6] [7] [8] [9] [10] . On the other hand, the use of such ADCs facilitates the integration of a whole digital radio receiver onto a mixed-signal chip.
The analog portion of these chips must feature the required analog performance levels in standard 'digitaloriented' VLSI, what has motivated exploring analog design techniques compatible with standard CMOS. This is the case of switched-current (SI) circuits [11] , which during the last decade have been explored for the construction of different analog functions, including filtering [12] and ADCs [13, 14] , in digital CMOS.
The SI technique is based on the principle that, by storing the gate voltage of an MOS transistor, the current flowing through it can be memorized. In addition to its obvious compatibility with a standard process (polypoly capacitors are not needed), the SI technique offers other advantages. On the one hand, as signal carriers are currents instead of voltages, the signal range is not limited by supply voltages. This fact makes SI a suitable technique for low-voltage supplies. On the other hand, as operational amplifiers are not needed, fast operation can be achieved with low power consumption [12] .
The mentioned advantages have been barely demonstrated through actual practical circuits. Thus, in the case of Ms, performances featured by reported SI ICs are well below those of Switched-Capacitor (SC) counterparts, even if the latter are realized in standard technologies without good passive capacitors. Such poorer performances are partly due to the larger influence of SI non-idealities, as well as to the incomplete modeling of their influence on the performance of Ms. This paper aims at solving these problems by means of a systematic analysis of error mechanisms in SI Ms. The study is treated with two well-different objectives: on the one hand, the obtainment of behavioural models that support a fast and precise timedomain simulation; on the other hand, the attainment of approximate equations which, in closed-form, express the effect of each non-ideality at different levels of the modulator hierarchy as a function of itself and other design variables. As a result, closed-form expressions are found for the quantization noise transfer function deviations, the in-band noise power, and the harmonic distortion. This allows the designer to control the nonidealities either through the choice of MOS transistor sizes and bias currents (sizing) or by means of proper circuit techniques.
The analysis described here will focus on two fundamental single-loop architectures: a 1-bit 2nd-order LowPass M (2nd-LP M) and a 1-bit 4th-order BP M (4th-BP M). These modulators are easy to understand and simple to design, are capable of providing high resolution together with large tolerance to imperfections and robust stable operation [2] . Nevertheless, this study can be easily extended to other architectures such as multi-stage cascade modulators [2, 3, 5] . In these architectures, the error contributions due to the first stage-usually a single loop M like those treated in this work-constitute the most significant degrading factor of the overall modulator performance.
The paper is organized as follows. Section 2 describes the modulator architectures under study. Section 3 analyses the non-idealities of SI memory cells, putting special emphasis on signal-dependent error mechanisms. In particular, a new model for the nonlinear transient behaviour is presented. Section 4 extends the analysis to other higher hierarchical level SI circuits-integrators and resonators-in order to study the effect of SI errors on the in-band noise power of Ms. The impact on the harmonic distortion is carried out in Section 5 and Thermal noise is treated in Section 6. Section 7 validates the study through measurements taken from a 4th-BP M IC realized using fully differential SI regulated-folded cascode circuits in a standard 0.8 µm CMOS technology. Finally, conclusions are given in Section 8. Figure 1 shows the Z -domain block diagram of the Ms under study: Fig. 1(a) is a 1-bit 2nd-LP M and Fig. 1(b) is a 1-bit 4th-BP M. The latter has been obtained by applying the transformation z −1 → −z −2 to the former. Assuming that the quantization error is modelled as a white, additive noise, the Z -domain output of both modulators is given by [2] :
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Y (z) = S TF (z)X (z) + N TF (z)E(z)(1)
